CS4362-KQZ【PDF 25/42 页】IC DAC 6CH 114DB 192KHZ 48LQFP

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录1991

21页 22页 23页 24页 [25页]26页 27页 28页 29页

DS257F2

CS4362

7.4

SPI Format

In SPI format, CS is the CS4362 chip select signal, CCLK is the control port bit clock, CDIN is the input data

line from the microcontroller and the chip address is 0011000. CS, CCLK and CDIN are all inputs and data

is clocked in on the rising edge of CCLK.

Note:

The CS4362 is write-only when in SPI format.

7.4.1

Writing in SPI

Figure 8 shows the operation of the control port in SPI format. To write to a register, bring CS low. The

first 7 bits on CDIN form the chip address and must be 0011000. The eighth bit is a read/write indicator

(R/W), which must be low to write. The next 8 bits form the Memory Address Pointer (MAP), which is set

to the address of the register that is to be updated. The next 8 bits are the data which will be placed into

on CCLK. End the read transaction by setting CS high.

SD A

SC L

00 11 0 0

ADDR

AD 0

R/W

Sta r t

ACK

DA T A

1-8

ACK

DAT A

1-8

ACK

Sto p

N o te: If o per a tion i s a w r ite, th is b y te c on tain s the M em o ry A ddr es s P o inter , M A P .

No te 1

Figure 7. Control Port Timing, IC Format

MA P

MS B

LS B

DA T A

by t e 1

by t e n

R/ W

M A P = M e m or y A d dr es s P oi n t e r

AD D R ESS

CH I P

CD I N

CC L K

00 11 00 0

Figure 8. Control Port Timing, SPI Format

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式